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Abstract—Flip chip on organic substrate has relied on under-
fill to redistribute the thermomechanical stress and to enhance
the solder joint reliability. However, the conventional flip-chip
underfill process involves multiple process steps and has become
the bottleneck of the flip-chip process. The no-flow underfill is
invented to simplify the flip-chip underfill process and to reduce
the packaging cost. The no-flow underfill process requires the
underfill to possess high curing latency to avoid gelation before
solder reflow so to ensure the solder interconnect. Therefore, the
temperature distribution of a no-flow flip-chip package during
the solder reflow process is important for high assembly yield.
This paper uses the finite-element method (FEM) to model the
temperature distribution of a flip-chip no-flow underfill package
during the solder reflow process. The kinetics of underfill curing
is established using an autocatalytic reaction model obtained by
DSC studies. Two approaches are developed in order to incor-
porate the curing kinetics of the underfill into the FEM model
using iteration and a loop program. The temperature distribution
across the package and across the underfill layer is studied. The
effect of the presence of the underfill fillet and the influence of
the chip dimension on the temperature difference in the underfill
layer is discussed. The influence of the underfill curing kinetics
on the modeling results is also evaluated.
Index Terms—Curing kinetics, finite-element modeling,
flip-chip, no-flow underfill.
I. INTRODUCTION
AS a result of rapid advances in the integrated circuit (IC)fabrication and the growing market for faster, lighter,
smaller, yet less-expensive electronic products, flip chip has
drawn tremendous attention as a first-level interconnect tech-
nique. Flip chip on organic substrates has faced the challenge
of the thermomechanical stress generated by the coefficient of
thermal expansion (CTE) mismatch between the silicon chip
and the organic substrate. The use of underfill is necessary
to redistribute the thermomechanical stress and to enhance
the solder joint reliability [1]. However, the conventional
flip-chip underfill process involves multiple process steps in-
cluding fluxing dispensing, chip placement, solder reflow, flux
cleaning, underfill capillary flow, and underfill curing, which is
time and cost consuming. With increasing input–output (I/O)
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count and decreasing gap distance, flux cleaning and underfill
dispensing has become the bottleneck of the flip-chip process.
As a solution to these problems, the no-flow underfill was
invented and developed [2], [3]. The no-flow underfill process
eliminates the need for flux, avoids capillary dispensing of
underfill, and combines solder reflow and underfill curing
into one step. It greatly improves the efficiency of flip-chip
assembly and has been studied and evaluated in industry [4],
[5].
The nature of the no-flow underfill process requires that
the underfill have enough reaction latency to maintain its low
viscosity until the solder joints are formed. Otherwise, gelled
underfill would prevent the melting solders from collapsing
onto the contact pads, resulting in low yield of the solder
joint. The unique curing process of the no-flow underfill has
provoked research in underfill curing during the reflow process.
Curing kinetic modes as well as in situ viscosity measurements
have been developed to predict the evolution of degree of cure
(DOC) and the gelation behavior of a no-flow underfill during
the solder reflow process [6]–[8]. In these kinetic modelings,
the board temperature measured during the reflow process
was used as the underfill temperature. However, in a practical
situation, the underfill lies in the small gap between the chip
and the substrate and is reflowed in a dynamic process in the
reflow oven. The temperature of the underfill is affected by
the conduction heating from the board and the chip, as well as
the exothermic reaction of the underfill curing, and the phase
transition of the solder melting and solidification. In the case
of a large chip on board, there can be temperature distribution
across the underfill layer, which leads to a difference in DOC
of the underfill. The previous underfill curing models did not
consider the temperature distribution, neither the exothermic
effect of the curing reaction. Hence, there is a need to understand
the temperature distribution of a flip-chip package with no-flow
underfill during the solder reflow process.
Despite the wide application of flip-chip packages, there has
been little research in the temperature distribution of a flip-chip
package during the solder reflow process. In the case of flip-chip
no-flow underfill, the material property of the underfill in the
reflow process is also curing-dependent. The curing-dependent
modeling of the polymeric material has aroused interest in
recent years. Dunne et al. developed an integrated process
modeling for sequential multilayer substrate fabrication using
a coupled cure-thermal-stress analysis in ABAQUS [9]. In
the area of curing-dependent underfill modeling, Yang et al.
performed a stress analysis in a conventional flip-chip packaging
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[10], [11]. However, the temperature profile a no-flow underfill
experiences is drastically different from that for a conventional
underfill. Hence, there is a need to understand the effect of
underfill curing on a flip-chip no-flow underfill package.
In this paper, the temperature distribution of a flip-chip
no-flow underfill package during the solder reflow process is
modeled using the finite-element method (FEM) in ANSYS.
The main objective of this paper is to understand the tempera-
ture profile the underfill experiences during the solder reflow
process considering the geometry of the flip-chip package and
the thermal events that happen during the process, including
the phase transition of the solder material and the exothermic
underfill curing reaction. The model will also evaluate the
effect of the underfill fillet and the size of the chip on the
temperature distribution of the underfill layer.
II. FEM MODEL
A. Governing Equation
The problem can be summarized as a three-dimensional (3-D)
transient heat transfer analysis. The general equation for 3-D
heat conduction can be expressed as [12]
(1)
where is the thermal conductivity of the material ( ,
or ); is the density of the material ( , or
); is the specific heat ( , or );
and is the volumetric rate of heat generation ( , or
). The convective heat transfer from the oven to the
material is also considered
(2)
where is the heat transferred, is the fluid temperature;
is the surface temperature; is the surface area; and is the
thin-film coefficient ( , or ).
B. Geometry
Two different geometric models are developed and compared
in this study. A simplified flip-chip geometry (Model 1) is
shown in Fig. 1, containing three layers, i.e., the chip, the
underfill including the solder joints, and the FR-4 board. The
chip size is 6.340 6.340 mm; the thickness of the chip, the
underfill and the FR-4 board are 0.600, 0.075, and 0.850 mm,
respectively. The 56 solder joints are distributed around the
periphery of the die. For modeling purpose, the solder joints
are assumed to be rectangular blocks; and the dimension of
the solder block is 0.125 0.125 0.075 mm. The distance
between the center of the solder joint and the edge of the chip
is 0.200 mm, whereas the distance between the centers of two
solder joints is 0.400 mm. As is shown in Fig. 1, the chip lies
in the - plane. Due to the symmetry of the chip-substrate
assembly, only one fourth of the geometry is modeled. Heat
flux on the symmetric planes is set to zero. Model 1 does not
consider the underfill fillet to simplify the geometry. However,
the fillet contains a large proportion of the underfill, especially
in small dies. Hence, in Model 2, underfill fillet is considered.
The height of the fillet is assumed to be 1/3 of the chip thickness
Fig. 1. Full geometry of Model 1 without the underfill fillet.
Fig. 2. The one-fourth geometry of Model 2 with the underfill fillet.
and the angle of the fillet is 45 . Fig. 2 shows the 1/4; geometry
of Model 2 with the underfill fillet. Model 2 is also used to
study the effect of the chip dimension on the temperature
distribution.
C. Material Property
There are four materials involved in this structure including
silicon (the chip), eutectic SnPb (63/17) solder (solder joint),
epoxy (underfill), and glass reinforced epoxy laminate (FR-4
board). Their material properties are listed in Table I. The ther-
mophysical properties of silicon are presented as functions of
temperature [13]–[16]. The specific heat of the SnPb solder is
presented as a constant, independent of temperature. The solder
melting point is 456 K; the latent heat of melting is 45.4 J/g and
is presented as a step change in enthalpy as shown in Fig. 3. In
order to study the effect of solder phase transition on the tem-
perature distribution of the flip-chip package, a model without
the solder phase transition was solved for comparison, in which
the enthalpy of the SnPb solder changes linearly with tempera-
ture and the slope is the specific heat of the solder.
The thermophysical properties of epoxy present the most
difficulty since they are not only functions of temperature but
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Fig. 3. Enthalpy of SnPb (63/37) solder as a function of temperature.
also functions of curing degree. The uniqueness of no-flow
underfill lies in the simultaneous process of solder reflow
and underfill cure. In the curing process, the small molecules
of epoxy resin and hardener react with each other to form
a 3-D network. The material undergoes the conversion from
a viscous liquid to an elastic solid, and hence its physical
properties change with increasing curing degree. In the reflow
process, the material properties change with the DOC and
with the temperature. Also, the DOC of epoxy is dependent
on the temperature and the duration of exposure at a particular
temperature. This dependency relates to the kinetics of curing
reaction and is unique to a specific material system. It is very
difficult to incorporate a temperature and curing dependent
property in the ANSYS program. In this paper, the thermal
conductivity of the epoxy resin is assumed to be constant and
is equal to 0.30 . This simplification will nevertheless
bring errors in the modeling result. The specific heat of the epoxy
is 2400 [17]. Constant thermophysical properties
of FR-4 are assumed and are listed in Table I [18].
D. Loading Conditions
The board temperature and the air temperature are measured
by thermocouples mounted on a PWB in the reflow process.
These two temperatures can be used as the boundary condition
of the model. Fig. 4 shows the air temperature in the reflow
oven and the board temperature during the reflow process. In
the current analysis, the time period that the package is in the
reflow oven (240 seconds) is divided into 120 time intervals.
Hence, including the initial condition, altogether 121 loading
steps are applied in the transient analysis.
In order to apply air convection boundary condition, the thin
film coefficient of the air on silicon surface is calculated as a
forced convention of laminar flow on flat plates. All the proper-
ties (density, viscosity, specific heat, and thermal conductivity)
of the air are functions of temperature. Table II contains the cal-
culation results of the thin film coefficient of nitrogen in the re-
flow oven, assuming the flow rate is 1 m/s and the length is the
chip dimension (6.34 mm) [19]. The calculated thin film coef-
ficient as a function of temperature is shown in Table II.
TABLE I
THERMOPHYSICAL DATA OF THE MATERIALS IN THIS PAPER
Fig. 4. Air and board temperatures in a reflow process.
III. INCORPORATION OF CURING KINETICS INTO THE
FEM MODELING
The curing reaction of epoxy resin is time and temperature de-
pendent. Usually it can be described by an autocatalytic model:
(3)
where is the rate constant; is the DOC; is the max-
imum DOC; and are orders of the reaction. The parameter
, , , and are all modeled as functions of the temper-
ature. At low reaction temperatures, due to the vitrification ef-
fect, the curing reaction cannot be completed and the maximum
DOC is limited to , which is dependent on the reaction
temperature. At high reaction temperature, the reaction can be
completed and equals to 1. is related to the temperature
according to the Arrhenius equation:
(4)
where is the frequency factor and is the activation energy.
A typical no-flow underfill, Underfill A, was used in this
study to demonstrate the incorporation of curing kinetics into the
FEM modeling. In order to find the kinetic model parameters,
Differential Scanning Calorimeter (DSC, by TA Instruments,
Model 2920) was used to characterize the curing properties
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TABLE II
CALCULATION RESULT OF THIN FILM COEFFICIENT
of the underfill. Both isothermal and constant heating rate
experiments were conducted. The isothermal curing experi-
ments were carried out at 110, 120, 130, 140, 150, 160, 170,
and 180 , respectively. For each isothermal temperature, the
experimental data were fitted to (3) and the kinetic parameters
, , , and were obtained. Then the parameters ,
, and were fitted as polynomials of the temperature and
the Arrhenius relation was established for the reaction rate .
The details of the curing kinetics modeling can be found else-
where [20]. The results for the temperature-dependent kinetic
parameters for the underfill curing are summarized below:
when
when
In order to compare the model with the experimental results,
DSC constant heating rate experiments were conducted from
room temperature to 300 at 3, 5, 10, 15, and 20 ,
respectively. The DOC of the underfill as a function of tem-
perature was calculated from the DSC data and is presented
as “experiment” curves in Fig. 5. From the developed model,
the DOC of underfill at each heating rate can also be calcu-
lated and is presented as “model” curves in the same figure.
The results displayed good agreement of the model with the
experimental data.
In order to incorporate the curing kinetic model into the FEM
model, the exothermic heat flow from the underfill curing re-
action needs to be calculated by (5). If the temperature of the
epoxy over time is known, the generated heat flow over time
can be calculated. However, in order to obtain the temperature
profile of the epoxy, the generated heat flow from the curing re-
action needs to be known as the loading condition. Hence, the
nodal solutions and the loading conditions are inter-dependent,
which makes the incorporation of the curing kinetics difficult in
the FEM model.
(5)
Two approaches were developed in order to incorporate the
curing kinetics into the FEM model. The first approach used it-
eration, where in the first iteration the board temperature was
used as the temperature profile that the epoxy experienced in
Fig. 5. Comparison of the model and experiment data in constant heating rate
DSC.
a reflow process. Using this temperature profile, the DOC and
the exothermic heat of curing was calculated separately; and this
heat was applied as the heat-generation loading condition. Using
the exothermic heat on top of the board temperature profile, the
temperature distribution in the underfill was computed in the
second iteration. Using this revised underfill temperature distri-
bution, the progression of DOC and the exothermic heat gener-
ation was determined. This heat load was re-applied on top of
the board temperature profile in the 3rd iteration. This sequence
of steps was repeated until the underfill temperature profile at
specific points converged between two adjacent iterations. The
results, in fact, converged after three iterations.
The second approach used a computing loop in the ANSYS
software. As was mentioned, the total time period in the tran-
sient analysis was divided into 121 steps. At the first load step
when the board and the air temperatures are close to room tem-
perature, it is assumed that there was no heat generated from the
epoxy curing reaction. After the first loading step was applied,
the solution was obtained. Using the underfill nodal solution,
the DOC and heat flux can be calculated and was applied in the
next loading step. Then the model was solved as a continuation
of the previous solution. The result of the underfill temperature
in the previous time step was used in the next time step. Same
procedure was applied to the rest 120 time steps in the analysis.
The results of the modeling showed that the difference in
the two solutions is indiscernible. Therefore, the loop approach
is favored in terms of computational time since the model
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only needs to be solved once whereas in the iteration ap-
proach, multiple computations are needed in order to obtain
the convergence.
IV. RESULTS AND DISCUSSION
A. Effect of Thermal Events
Solder Phase Transition: The effect of the solder phase tran-
sition on the temperature of the underfill was evaluated in Model
1 using different solder material properties. The step change in
enthalpy of the solder as shown in Fig. 3 was used in the model
to consider the phase transition and the solution was compared
to the model that did not consider the solder phase transition.
The temperature profile of one underfill node that is close to the
solder joint was taken out for comparison to see the maximum
effect from the solder phase transition. It turned out that the dif-
ference in the underfill temperature at the solder melting point
and solidification point is less than 0.2 . It can be concluded
that the effect of the solder phase transition on the temperature
distribution of the flip-chip package during the solder reflow
process is negligible due to two facts. First, the latent heat of
phase transition is relatively low (45 J/g). Second, the solder
volume is very small compared to the whole structure.
Underfill Curing: Compared with the solder phase transi-
tion, the reaction heat of the underfill curing is much higher
(320 J/g). The volume of the underfill is also much higher than
the solder in the model. Hence the temperature of the underfill
from the center node is plotted and compared in Model 1 with
and without the underfill curing exotherm in Fig. 6. The results
of the model suggested that with the exothermic effect from the
underfill curing, the peak temperature of the underfill can be in-
creased by 3 .
B. Temperature Distribution of the Flip-Chip Package During
Solder Reflow Process
To observe the temperature difference between the chip, the
underfill and the board during the reflow process, 10 nodes were
selected, which lie in the center of the geometry with the same
and coordinates but a different coordinate. It was found
that the vertical temperature gradient in the chip area was min-
imal since the thermal conductivity of silicon is high. In the
epoxy layer, a vertical temperature gradient was also not very
obvious because of the thin thickness. The biggest vertical tem-
perature gradient existed in the board layer since the FR-4 board
was thick and low in thermal conductivity. The nodal solutions
in the epoxy layer were averaged and plotted together with the
boundary conditions in Fig. 7. It can be observed from the figure
that the board temperature was higher than other parts of the
package in most instances during the reflow process since the
conductive heating from the board was more efficient than the
convective heating from the air. At the soaking zone, uniform
temperature distribution was reached. At the reflow zone, the
temperature of the underfill and the chip started to exceed that
of the board due to the exothermic curing reaction of the epoxy.
The temperature of the underfill remained higher than the board
in the cooling zone as well. Throughout the reflow process, it
can be concluded that the temperature of the underfill was much
closer to the board boundary condition than to the air boundary
Fig. 6. Comparison of the underfill temperature with or without curing
exotherm.
condition. Therefore as a rough approximation, the board tem-
perature can be taken as the underfill temperature.
The temperature distribution of the epoxy layer during the
solder reflow process is of great interest, since the temperature
which the underfill experiences directly relates to the DOC of
the underfill, and hence, the material properties of the underfill,
and therefore the reliability of the package. Fig. 8 illustrates the
temperature distribution in the epoxy layer in a reflow process.
It is noticed that in most instances, the temperature of the un-
derfill at the edge was higher than that at the center, since the
edge of the chip was exposed to more convective heat flux from
the oven. With the increase in reaction rate, the temperature in
the center started to exceed that at the corners. Overall, the tem-
perature difference across the underfill layer was around 1 ,
which did not make a significant difference in DOC of the un-
derfill across the assembly area.
C. Effect of the Underfill Fillet and the Chip Size
Although the previous modeling results indicated that the
temperature difference across the underfill layer was not sig-
nificant, Model 1 did not include the underfill fillet, while in the
actual flip-chip package the underfill fillet constitutes a large
proportion of the underfill volume. Hence in Model 2, the fillet
was included in the model. The air convection boundary condi-
tion was applied on the underfill fillet. Two nodes in the underfill
layer were chosen for comparison; one at the center of the chip
(symmetric point) and the other at the fillet corner. The differ-
ence between these two nodal solutions is plotted throughout
the reflow process in Fig. 9. As can be seen in the plot, the
temperature difference across the underfill layer in Model 2,
where fillet was present, was almost three times the difference in
Model 1 where fillet was absent. Due to the low thermal conduc-
tivity of the epoxy, the surface temperature of the underfill fillet
was close to the air temperature and there was a larger tempera-
ture gradient in the underfill fillet part. Therefore, in a flip-chip
model, the underfill fillet cannot be neglected.
In order to study the effect of chip dimension on the temper-
ature distribution, the size of the chip in Model 2 was doubled
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Fig. 7. Underfill temperature during reflow process.
with the presence of the underfill fillet. The nodal solutions at
the same locations were again compared and the temperature
difference between these two nodes is plotted in the Fig. 9. The
increase in the die size did increase the temperature difference in
the underfill. However, the effect was not as significant as that
from the underfill fillet. The results were reasonable since the
underfill layer was mainly heated by the substrate throughout
the reflow process. Air convection only influenced the tempera-
ture gradient in the underfill fillet, but did not cause a significant
temperature difference in the package. Therefore, the increase in
die size will not influence the temperature distribution greatly.
D. Effect of Curing Kinetics
The previous study has shown that curing kinetics of Un-
derfill A was successfully incorporated into the FEM modeling
of the temperature distribution of a flip-chip no-flow underfill
package in a reflow process. The results indicated that the under-
fill curing did not introduce significant temperature difference in
the package. However, the solution from the FEM model might
depend on the underfill curing kinetics. An underfill with a dif-
ferent curing kinetics, Underfill L, was investigated to study the
effect of curing kinetics on the temperature distribution. Fig. 10
shows DSC heat flow diagrams of the two underfills, Underfill
A and Underfill L, at a heating rate of 5 . As can be seen
from the figure, Underfill L has a very sharp curing peak and a
higher latent heat of curing reaction compared to Underfill A.
The isothermal curing behavior of Underfill L was evaluated at
140, 145, 150, and 155 , and suitable kinetic model was de-
veloped with the following parameters:
The curing kinetics was incorporated into the ANASYS
model in the case of a small die with fillet. The board temper-
ature, underfill temperature and the heat flow from underfill
Fig. 8. Temperature distribution in the underfill layer during the reflow
process.
Fig. 9. Temperature difference in the underfill in different models.
Fig. 10. DSC curing profile of the two underfills at a heating rate of 5 C=min.
curing during the reflow process are plotted in Fig. 11. Com-
pared with the previous results from Underfill A, no significant
difference was observed as to the temperature distribution.
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Fig. 11. Board temperature and underfill temperature during reflow with
Underfill L.
Although the heat flow diagram of Underfill L at a heating
rate of 5 appeared to be very different from that of
Underfill A, the heat flow diagram during the reflow process
was similar to that of Underfill A as can be observed from a
comparison between Figs. 8 and 11. The main reason for this
similarity is that the curing behaviors of the no-flow underfills
are designed to be compatible with the reflow condition, i.e.,
minimal DOC before the solder melting and maximum DOC
after the reflow process. Therefore, the majority of the heat
flow occurred around the peak temperature of the reflow
profile. Although the curing kinetics of the two underfills were
quite different from each other, the heat generation rates from
underfill curing during the same reflow process were similar to
each other due to the unique curing requirement of the no-flow
underfill. As a result, the influences of the underfill curing
on the temperature distribution of the flip-chip package were
similar for these two underfills.
V. CONCLUSION
No-flow underfill significantly simplifies the flip-chip under-
fill process and reduces the packaging cost. To study the tem-
perature distribution of the flip-chip no-flow underfill package
during a solder reflow process, a 3-D transient thermal anal-
ysis model was developed using FEM in ANSYS. There were
two major thermal events during the solder reflow process: the
solder phase transition and the underfill curing. The effect of the
solder phase transition was found to be negligible on the tem-
perature of the package due to the small solder volume and the
low latent heat. The curing kinetics of the no-flow underfill was
developed based on the DSC isothermal curing data. The devel-
oped kinetic model of underfill curing was incorporated into the
model using two methods: the iteration approach and the loop
approach. These two approaches yielded very close solutions,
which indicated that the exothermic epoxy curing reaction can
raised the underfill temperature by 3 at the maximum curing
rate. The solution from the FEM model suggested that the under-
fill temperature was close to that of the board during the solder
reflow process. The temperature distribution across the under-
fill layer was not significant. However, the presence of underfill
fillet increased the temperature difference in the underfill layer
by three times. By doubling the dimension of the chip, the tem-
perature difference in the underfill layer increased about 25%.
The effect of different underfill curing kinetics on the mod-
eling results was also evaluated. It was found that due to the
unique curing process of no-flow underfill, the heat flow gen-
erated from the underfill during the solder reflow process was
similar regardless of the difference in curing kinetics. There-
fore, the temperature distribution of the flip-chip package was
not significantly changed with a different no-flow underfill.
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